

Machine-learning based Blind Digital Calibration of Time-Interleaved ADC

Sumukh Prashant Bhanushali[†], Shamma Nasrin[†], Debnath Maiti^{*†} and Arindam Sanyal[†]

^{*}Alphacore Inc., AZ USA.

[†]School of Electrical, Computer and Energy Engineering, Arizona State University, Tempe, AZ, USA.

Email: spbhanus@asu.edu

Abstract—This work presents a supervised machine learning (ML) technique to suppress static and dynamic errors in time-interleaved (TI) successive-approximation-register (SAR) analog-to-digital converters (ADCs). Traditional methods rely on high-speed buffers and complex calibration algorithms to address reference ripple, gain mismatch, timing mismatch, and offset mismatch, increasing area/cost and design complexity. By contrast, the proposed ML-based approach uses a low-speed SAR ADC to digitally correct these errors, enhancing performance and lowering power consumption without requiring implicit knowledge of error sources or complex calibration procedures. The proposed ML calibration is demonstrated on a 2-channel time-interleaved ADC test-chip fabricated in 28nm CMOS and improves SNDR/SFDR by more than 21/38dB respectively.

keywords- successive approximation register (SAR), analog-to-digital converter (ADC), machine learning, time-interleaving

I. INTRODUCTION

Time-interleaving of low-speed analog-to-digital converters (ADCs) is the most widely used approach to reach high-speeds using silicon. Successive approximation register (SAR) has emerged as the choice of architecture for time-interleaved ADCs (TI-ADCs) due to the mostly digital architecture of SAR ADC and its high energy-efficiency. The key challenges in designing high-performance SAR TI-ADCs are - a) regulation of reference voltage for each SAR ADC; b) mismatches (gain, timing, offset and bandwidth) between each sub-ADC. As the capacitors in SAR ADC switch during conversion, the reference voltage line is disturbed. For high-speed SAR ADCs, ripples on the reference voltage line do not settle before the next conversion which might lead to incorrect bit decisions and manifest as spurs and increased noise floor in the SAR output. For TI-ADCs, mismatches between each sub-ADC further increases spurs and noise floor.

Several existing techniques address the key limitations of high-speed SAR ADCs. Ripples in reference line in high-speed SAR ADCs are suppressed through a variety of techniques, such as using pre-charged reservoir capacitors [1]–[3], dynamic reference regulation [4], charge neutralization [5], and canceling the reference ripple by emulating ripple with a replica DAC [6]. However, these techniques still need either a large reservoir capacitor or a clean supply voltage or are limited by replica matching. Similarly, many works have proposed background calibration techniques to address interleaving mismatches in TI-ADCs. While offset and gain mismatches are usually easy to calibrate digitally, time-skew calibration is

the most challenging. Existing digital calibration techniques typically estimate error due to mismatches by either – a) extracting differences in cross-correlation of sub-ADC outputs to estimate time-skew [7], [8]; b) dithering the input buffer and cross-correlation of sub-ADC output with the injected dither to estimate time-skew [9], [10]; c) adaptive signal processing to suppress mismatches by minimizing correlations between the actual signal and its images [11], [12]. These techniques perform calibration with the erroneous ADC samples and have limited spurious free dynamic range (SFDR) usually less than 60dB. Additionally, some of these calibration techniques either require prior knowledge of signal frequency and do not work for multi-tone signals or require complicated frequency-domain techniques (shifting/folding/Hilbert transform) that are difficult to implement on-chip with low area/power cost. In contrast, this work proposes a supervised machine learning (ML) approach for blind digital calibration that uses a low-speed, high accuracy ADC as reference for comparing the erroneous ADC samples against and correcting errors. The use of a high accuracy reference ADC improves SFDR to > 70dB in this work.

The rest of this paper is organized as follows: Section II presents a brief review of existing blind digital calibration techniques for both non-ML and ML approaches, Section III introduces the proposed technique, Section IV presents measurement results on a 2× interleaved TI-ADC test-chip fabricated in 28nm CMOS, and finally, Section V brings up the conclusion.

II. REVIEW OF PRIOR BLIND DIGITAL CALIBRATION AND ML TECHNIQUES

Blind digital calibration techniques perform error corrections in the digital domain after ADC conversion is complete. These techniques have the advantages of – a) not requiring any analog delay tuning, and thus, are insensitive to process, voltage and temperature variations; b) can leverage benefits of technology scaling to reduce hardware cost and can be easily migrated to any TI-ADC architecture on any technology node. Recent blind digital calibration techniques can be grouped into conventional signal processing techniques based on digital mixing and ML based approaches. Traditional signal processing based blind digital calibration techniques can be further grouped into three categories. The first category extracts timing skew from correlations between the sub-ADCs




Fig. 1: Proposed TI-ADC architecture with supervised ML calibration

in a TI-ADC. The work in [13] extracts polarity of timing skew from digital mixing while [8], [14] extracts the timing-skew itself by calculating derivative of auto-correlation function. However, [8], [14] needs knowledge of the signal frequency for Hilbert transform that is used for calculating derivative of the ADC output which limits the application of this work. The second category combines digital mixing and redundancy to calculate derivative of auto-correlation function without requiring knowledge of the input signal statistics. However, this advantage comes at the cost of significant overhead due to the need of multiple redundant sub-ADCs as well as the need for careful control of timing skew between main and auxiliary sub-ADCs. The third category [11] minimizes correlation between the original signal and its images to suppress errors due to interleaving mismatches. While this technique does not need to knowledge of input signal statistics, it needs complicated signal processing techniques such as frequency shifting, folding and Hilbert transform for computing images. Additionally, all these conventional digital mixing techniques use erroneous TI-ADC samples for all computations which limits the improvement in ADC performance after calibration.

A few recent works have applied supervised ML to improve TI-ADC performance [15]–[18]. While [17], [18] presents simulation results, [15], [18] presents measurement results on test-chip. All these techniques generate ground truth through digital filtering of the actual ADC output or fitting a sine-wave on the ADC output during training with sinusoidal inputs. This can lead to the ML model converging to incorrect local minima. [16] addresses this by re-fitting the ADC output to a sinewave recursively. In contrast, this work uses a reference ADC to generate ground truth for training which ensures that the ML model will always converge to the correct operating point.

III. PROPOSED ARCHITECTURE

A. ADC design

Fig. 1 shows the proposed TI-ADC architecture with supervised ML calibration. A low-speed SAR ADC is used as reference ADC whose output samples align alternately with

samples from one of the two interleaved sub-ADCs. The ML model is trained when the reference and sub-ADC samples align. To reduce the training requirement, the ML model is trained to estimate only errors between the main TI-ADC and reference ADC outputs rather than letting the ML model learn the sub-ADC transfer functions. While the training happens only when the sampling instants of the main and sub-ADCs are aligned, the trained ML model performs calibration for all the TI-ADC outputs.

The main ADC is a (11+1)-bit, top-plate sampled synchronous SAR ADC with 1-bit redundancy and unit capacitor of 0.6fF. The ADC uses bi-directional single-sided switching (BDSS) technique to reduce switching energy [19]. In this work, the reference ADC used for supervised ML training is a copy of the main ADC but runs at $F_s/15$ where the F_s is the sampling speed of the main TI-ADC. The speed of the main TI-ADC is an odd integer multiple of the reference ADC which ensures that the reference ADC aligns with samples from both sub-ADCs and the ML model learns errors in both sub-ADCs. In-order to achieve high SFDR without requiring a complex deep neural network for calibration, this work proposes a circuits-informed approach that allows the use of a shallow artificial neural network (ANN). The proposed technique derives insights from ADC behavior to extract key features for training the ANN. Static errors, such as capacitance mismatch and comparator offset can be estimated by comparing the main ADC and reference ADC outputs directly when they align. On the other hand, dynamic errors depend upon both past and current ADC samples. Timing skew and bandwidth error depend upon derivative of the input signal, and hence, requires knowledge of both current and previous ADC samples. Similarly, reference ripple in SAR ADCs depend on outputs from previous conversions. Hence, the current and several past samples of the main ADC output are used as features to the ML model for calibrating both dynamic and static errors. The ANN adaptively computes derivatives from the current and past samples of the main ADC without requiring knowledge of the input signal. Since, the derivative computation is a function of the input statistics, the ANN has to keep training in the background.

The ADCs used in this work does not use reference decoupling capacitors or on-chip reference buffers which reduces area and power costs but comes with the trade-off of increased reference line ripple which leads to spurs in the output. The inadequate reference line regulation is also corrected by the proposed ML calibration. One of the sub-ADCs from another chip is used as reference ADC in this work. Since the reference ADC runs at much slower speed than the main ADC, its performance is not degraded by reference ripple. A one-time foreground calibration is performed on the reference ADC to suppress capacitor mismatch.

B. ML model

A two-layer ANN is used in this work. The ANN has one hidden layer with tanh activation and an output layer with one neuron and linear activation. Fig. 2 plots the improvements




Fig. 2: SNDR/SFDR as a function of ML parameters and SNDR/SFDR of main ADC after ML calibration as a function of model weight bit precision

in SNDR and SFDR as a function of the number of hidden neurons and number of features (m). The ANN performance initially improves and then saturates as the model size becomes larger. For this work, the number of hidden neurons and number of features are selected as 45 and 50 respectively. Fig. 2 also plots the SNDR and SFDR of the main ADC after calibration as a function of model weight precision. A 12-point fixed-precision is used for the ANN implementation. The small size of the ANN model is a key enabler for it to be included in the back-end DSP for calibration. The ML model also needs fast convergence, and plots the SNDR and SFDR convergence performance with different popular backpropagation algorithms. RMSprop algorithm is used for backpropagation [20] which results in faster convergence than gradient descent since the learning rate for each model weight is tuned adaptively throughout the training instead of using a fixed, global learning rate for all the model weights. The trade-off for quicker convergence comes at the cost of increased hardware but the power consumption of training the model is lower compared to inference since the training happens at a lower speed than that of the main ADC.

IV. MEASUREMENT RESULTS

Fig. 3 shows layout and die photo of a test-chip fabricated in 28nm CMOS. The TI-ADC operates at 157.5MHz while the reference ADC operates at 10.5MHz. The TI-ADC consumes 2.1mW at $F_s=157.5$ MHz and the reference ADC consumes 0.1mW at $F_s=10.5$ MHz from 0.9V supply. The ML model is synthesized digitally and is estimated to consume 1.16mW from 0.5V supply (0.62mW for training and 0.54mW for inference) with 12-bit fixed-point precision. Fig. 4 plots the measured FFT of the TI-ADC before and after proposed ML correction as well as with background calibration techniques from [14] and [11] for low frequency and near-nyquist input for 1V pk-pk amplitude sinusoid signals. Fig. 4a) shows




Fig. 3: Layout and die photograph of the ADC

results for 1MHz input frequency. After digital gain and offset calibration, the TI-ADC has SNDR/SFDR of 29/32.5dB which is primarily limited by reference ripple. The low-speed reference ADC has SNDR/SFDR of 54.9/75.9dB. The background calibration techniques of [11], [14] improves SNDR/SFDR to 33/41.3dB and 33.7/47.6dB respectively and only suppresses mismatches between the two sub-ADCs. In contrast, the proposed ML calibration suppress both errors due to reference ripple and interleaving mismatches and improves SNDR/SFDR to 51.5/70.5dB. As shown in Fig. 4b), the TI-ADC performance is further degraded at 74MHz input frequency due to timing mismatches with SNDR/SFDR of 24.8/28.6dB and is improved to 50.3/72.1dB after the proposed ML calibration. The SNDR/SFDR improvement from the background calibration techniques of [11], [14] is still limited by reference ripple even though they improve SFDR by approximately 12dB over the original TI-ADC compared to 9dB at 1MHz input frequency. The proposed ML calibration improves DNL/INL from 123.8/-158.2 LSB to 0.8/-3 LSB respectively as shown in Fig. 5. Fig. 6 summarizes performance of the proposed ADC. The proposed ML calibration significantly improves both SNDR/SFDR as well as energy-efficiency of the ADC which is captured by Walden figure-of-merit (FoM).

V. CONCLUSION

This work has presented an ML approach to correcting errors in time-interleaved ADCs through supervised learning. The proposed technique results in significant improvement in SNDR and SFDR of TI-ADCs through fully digital back-end correction without requiring complex circuit design efforts or detailed knowledge of error sources. A 2-channel TI-ADC with relatively low sampling frequency is used in this work as proof-of-concept, but the ML calibration will be applied to our future GHz speed TI-ADCs. While the ML model is off-chip for this work, the relatively small size and simple architecture





Fig. 4: Measured FFT of actual, reference and calibrated ADCs for input frequencies of a) 1MHz b) 74MHz

of the model needed underscores the possibility of integration of ML into ADC chips for real-time error correction given the recent advances in high energy-efficiency ML accelerators in silicon.

VI. ACKNOWLEDGEMENTS

The authors would like to thank Alphacore, Inc. for their support during design, fabrication and characterization of this chip.

REFERENCES

- [1] R. Kapusta, J. Shen, S. Decker, H. Li, E. Ibaragi, and H. Zhu, "A 14b 80 MS/s SAR ADC with 73.6 dB SNDR in 65 nm CMOS," *IEEE Journal of Solid-State Circuits*, vol. 48, no. 12, pp. 3059–3066, 2013.
- [2] M. Liu, A. H. van Roermund, and P. Harpe, "A 10-b 20-MS/s SAR ADC with DAC-compensated discrete-time reference driver," *IEEE Journal of Solid-State Circuits*, vol. 54, no. 2, pp. 417–427, 2018.




Fig. 5: Measured DNL and INL plots before and after ML correction

Process	28nm	
Architecture	2x time-interleaved SAR ADC	
Supply voltage	0.9V (ADC)/ 0.5V (Machine learning)	
Speed	157.5MHz (TI-ADC)/ 10.5 MHz (reference ADC)	
Errors calibrated	Interleaving mismatch, reference ripple	
	Before calibration	After calibration
SNDR	29dB@1MHz, 24.8dB@74MHz	51.5dB@1MHz, 50.3dB@74MHz
SFDR	32.5dB@1MHz, 28.6dB@74MHz	70.5dB@1MHz, 72.1dB@74MHz
INL/DNL	158.2/123.8 LSB	-3/0.8 LSB
Power	2.1mW	3.36mW
Walden FoM	573.1fJ/step@1MHz, 931.1fJ/step@74MHz	68.1fJ/step@1MHz, 78.3fJ/step@74MHz

Walden FoM = Power/2^{ENOB}/Sampling frequency where ENOB = (SNDR-1.76)/6

Fig. 6: Performance summary of the test-chip

- [3] E. Martens, B. Hershberg, and J. Craninckx, "A 69-dB SNDR 300-MS/s two-time interleaved pipelined SAR ADC in 16-nm CMOS FinFET with capacitive reference stabilization," *IEEE Journal of Solid-State Circuits*, vol. 53, no. 4, pp. 1161–1171, 2018.
- [4] J. Lagos, N. Markulić, B. Hershberg, D. Dermit, M. Shrivastava, E. Martens, and J. Craninckx, "A 10.1-ENOB, 6.2-fJ/conv.-step, 500-MS/s, ringamp-based pipelined-SAR ADC with background calibration and dynamic reference regulation in 16-nm CMOS," *IEEE Journal of Solid-State Circuits*, vol. 57, no. 4, pp. 1112–1124, 2022.
- [5] Y.-Z. Lin, C.-H. Tsai, S.-C. Tsou, and C.-H. Lu, "A 8.2-mW 10-b 1.6-GS/s 4× TI SAR ADC with fast reference charge neutralization and background timing-skew calibration in 16-nm CMOS," in *IEEE Symposium on VLSI Circuits (VLSI-Circuits)*, 2016, pp. 1–2.
- [6] Y. Shen, X. Tang, X. Xin, S. Liu, Z. Zhu, and N. Sun, "A 10-bit 100-MS/s SAR ADC With Always-On Reference Ripple Cancellation," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 69, no. 10, pp. 3965–3975, 2022.
- [7] C.-Y. Lin, Y.-H. Wei, and T.-C. Lee, "A 10-bit 2.6-GS/s time-interleaved SAR ADC with a digital-mixing timing-skew calibration technique," *IEEE Journal of Solid-State Circuits*, vol. 53, no. 5, pp. 1508–1517, 2018.

2018.

- [8] M. Guo, J. Mao, S.-W. Sin, H. Wei, and R. P. Martins, "A 1.6-GS/s 12.2-mW seven-/eight-way split time-interleaved SAR ADC achieving 54.2-dB SNDR with digital background timing mismatch calibration," *IEEE Journal of Solid-State Circuits*, vol. 55, no. 3, pp. 693–705, 2019.
- [9] Y. Tao, M. Gu, B. Chi, Y. Zhong, L. Jie, and N. Sun, "A 4.8 GS/s 7-ENoB Time-Interleaved SAR ADC with Dither-Based Background Timing-Skew Calibration and Bit-Distribution-Based Background Ping-Pong Comparator Offset Calibration," in *IEEE International Solid-State Circuits Conference (ISSCC)*, vol. 67, 2024, pp. 394–396.
- [10] Y. Cao, M. Zhang, Y. Zhu, R. P. Martins, and C.-H. Chan, "A 12GS/s 12b $4\times$ time-interleaved pipelined ADC with comprehensive calibration of TI errors and linearized input buffer," in *IEEE International Solid-State Circuits Conference (ISSCC)*, vol. 67, 2024, pp. 388–390.
- [11] Y. Qiu, Y.-J. Liu, J. Zhou, G. Zhang, D. Chen, and N. Du, "All-digital blind background calibration technique for any channel time-interleaved ADC," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 65, no. 8, pp. 2503–2514, 2018.
- [12] S. M. Jamal, D. Fu, N.-J. Chang, P. J. Hurst, and S. H. Lewis, "A 10-b 120-Msample/s time-interleaved analog-to-digital converter with digital background calibration," *IEEE Journal of Solid-State Circuits*, vol. 37, no. 12, pp. 1618–1627, 2002.
- [13] H. Wei, P. Zhang, B. D. Sahoo, and B. Razavi, "An 8 bit 4 GS/s 120 mW CMOS ADC," *IEEE Journal of Solid-State Circuits*, vol. 49, no. 8, pp. 1751–1761, 2014.
- [14] M. Guo, J. Mao, S.-W. Sin, H. Wei, and R. P. Martins, "A 5 GS/s 29 mW interleaved SAR ADC with 48.5 dB SNDR using digital-mixing background timing-skew calibration for direct sampling applications," *IEEE Access*, vol. 8, pp. 138 944–138 954, 2020.
- [15] E. Ware, J. Correll, S. Lee, and M. Flynn, "6GS/s 8-channel CIC SAR TI-ADC with Neural Network Calibration," in *IEEE European Solid State Circuits Conference (ESSCIRC)*, 2022, pp. 325–328.
- [16] D. Zhai, W. Jiang, X. Jia, J. Lan, M. Guo, S.-W. Sin, F. Ye, Q. Liu, J. Ren, and C. Chen, "High-speed and time-interleaved ADCs using additive-neural-network-based calibration for nonlinear amplitude and phase distortion," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 69, no. 12, pp. 4944–4957, 2022.
- [17] S. P. Bhanushali, T. Gupta, D. Maiti, and A. Sanyal, "Machine Learning Based Static and Dynamic Error Calibration in Data Converters," in *IEEE 42nd VLSI Test Symposium (VTS)*, 2024, pp. 1–4.
- [18] Y. Qiu, J. Zhou, Y. Liu, and Y. Huangfu, "A novel calibration method of gain and time-skew mismatches for time-interleaved ADCs based on neural network," in *IEEE MTT-S International Wireless Symposium (IWS)*, 2019, pp. 1–3.
- [19] L. Chen, A. Sanyal, J. Ma, and N. Sun, "A 24- μ W 11-bit 1-MS/s SAR ADC with a bidirectional single-side switching technique," in *IEEE European Solid State Circuits Conference (ESSCIRC)*, 2014, pp. 219–222.
- [20] S. P. Bhanushali and A. Sanyal, "Enhancing Performance of SAR ADC through Supervised Machine Learning," in *IEEE ISCAS*, 2024, pp. 1–5.