A Fractional-*N* PLL With Space–Time Averaging for Quantization Noise Reduction

Yanlong Zhang^(D), Member, IEEE, Arindam Sanyal^(D), Member, IEEE, Xueyi Yu, Xing Quan^(D),

Kailin Wen, Xiyuan Tang[®], *Student Member, IEEE*, Gang Jin, *Member, IEEE*, Li Geng[®], *Member, IEEE*, and Nan Sun, *Senior Member, IEEE*

Abstract—This article presents a space-time averaging technique that can realize instantaneous fractional frequency division, and thus, can significantly reduce the quantization error in a fractional-N phase-locked loop (PLL). Spatial averaging can be achieved by using an array of dividers running in parallel. Their different division ratios are generated by using a fractional $\Delta\Sigma$ modulator (DSM) and a dynamic element matching (DEM) block. To reduce the divider power, this article also proposes a way to achieve spatial averaging using only one divider and phase selection. A prototype 2.4-GHz fractional-N PLL is implemented in a 40-nm CMOS process. Measurement results show that the proposed technique reduces the phase noise by 10 and 21 dB at the 1- and 10-MHz offset, respectively, leading to a reduction of the integrated rms jitter from 9.55 to 2.26 ps.

Index Terms— $\Delta \Sigma$ modulator (DSM), data-weighted averaging (DWA), dynamic element matching (DEM), fractional-N PLL, frequency synthesizer, phase noise, phase-locked loop (PLL), quantization noise reduction.

I. INTRODUCTION

PHASE-LOCKED loops (PLLs) are widely used in modern electronic systems for clock generation [1]–[4], frequency synthesis [5]–[8], clock and data recovery [9]–[12], and phase or frequency modulation [13]–[16]. Compared with integer-N PLLs, fractional-N PLLs have finer frequency resolution, wider bandwidth, and faster settling time [17], [18], but they suffer from the quantization noise, whose root cause is that a standard frequency divider can only divide by an integer.

Manuscript received June 28, 2019; revised September 21, 2019 and October 18, 2019; accepted October 20, 2019. Date of publication November 12, 2019; date of current version February 25, 2020. This article was approved by Guest Editor Qun Jane Gu. This work was supported in part by the National Natural Science Foundation of China under Grant 61904144, and in part by the Young Talent fund of University Association for Science and Technology in Shaanxi, China, under Grant 20190101. (*Corresponding author: Nan Sun.*)

Y. Zhang and L. Geng are with the School of Microelectronics, Xi'an Jiaotong University, Xi'an 710049, China (e-mail: yanlong.zhang@xjtu.edu.cn).

A. Sanyal is with the Department of Electrical Engineering, The State University of New York at Buffalo, Buffalo, NY 14260 USA.

X. Yu is with Spintrol Ltd., Shanghai 201203, China.

X. Quan is with the School of Mechano-electronic Engineering, Xidian University, Xi'an 710071, China.

K. Wen and G. Jin are with the School of Microelectronics, Xidian University, Xi'an 710071, China.

X. Tang and N. Sun are with the Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, TX 78712 USA (e-mail: nansun@mail.utexas.edu).

Color versions of one or more of the figures in this article are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/JSSC.2019.2950154

One common way to suppress the quantization error is to lower the PLL bandwidth, however at the cost of slower settling time and increased oscillator noise.

There have been many works over the past two decades on reducing the quantization noise without sacrificing the PLL bandwidth. An analog approach is to use a digital-toanalog converter (DAC) or a digital-to-time converter (DTC) to cancel the quantization error [19]–[27]. However, the DAC or DTC needs to be highly accurate and robust against process, voltage, and temperature (PVT) variation. This often leads to increased chip area, power, and design complexity. Another analog approach is to use phase interpolation (PI) [28]-[33], but it suffers from phase mismatch and is also sensitive to PVT variation. Recently, a finite-impulseresponse (FIR) filtering technique is proposed [34]-[37]. Being highly digital, it is PVT robust and calibration free. Nevertheless, it cannot reduce the quantization error within the FIR filter bandwidth. To sufficiently suppress the quantization error, a large number of FIR filter taps are required, which result in increased hardware complexity and power consumption [37].

This article presents a highly digital, PVT-robust, and calibration-free technique that can significantly reduce the quantization noise over the entire frequency range. It is based on a new concept of spatial averaging, which is realized by using an array of dividers, phase/frequency detectors (PFDs), and charge pumps (CPs) [38]. If the divider array is considered as a whole, an instantaneous fractional frequency division is realized. In this way, the quantization step of the $\Delta\Sigma$ modulator (DSM) can be a truly fractional number, rather than an integer in a conventional fractional-N PLL. As a result, the quantization error is much smaller. While the original spatial averaging technique requires a large number of dividers, this article proposes a method that requires only one divider, leading to substantially reduced power and hardware cost compared to [38]. A prototype 2.4-GHz fractional-N PLL is implemented in a 40-nm CMOS process. Measurement results show that the in-band and out-of-band phase noise is reduced by 10 and 21 dB, respectively. The integrated rms jitter is reduced from 9.55 to 2.26 ps, which is almost the same as the case when the PLL runs in the integer-N mode. These results clearly prove the effectiveness of the proposed technique. In addition to the aforementioned merits, the proposed

0018-9200 © 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.

See https://www.ieee.org/publications/rights/index.html for more information.



Fig. 1. Block diagram of a conventional fractional-N PLL.

space-time averaging (STA) technique is compatible with other quantization noise reduction techniques. For instance, it can be combined with the FIR filtering technique for further suppression to the quantization error at higher frequencies.

This article extends [39] and is organized as follows. Section II reviews the conventional fractional-*N* PLL. Section III presents the proposed STA PLL. Section IV describes the approach to achieve spatial averaging with a single divider and phase selection. Section V shows the implementation of the prototype PLL. The measurement results are given in Section VI. Section VII draws the conclusion.

II. REVIEW OF CONVENTIONAL FRACTIONAL-N PLL

Before presenting the proposed technique, let us first review a conventional fractional-N PLL as shown in Fig. 1. Because the divider can only divide by an integer, the fractional division ratio $N + \alpha$ has to be converted to a sequence of integer numbers using a DSM with an integer step, so that the longterm *time average* of the instantaneous division ratio div[k] is equal to $N + \alpha$. Mathematically speaking, we have

$$\lim_{K \to \infty} \frac{1}{K} \sum_{k=1}^{K} \operatorname{div}[k] = N + \alpha.$$
(1)

However, at any time instance k, div[k] is unequal to $N + \alpha$. Their difference is the *quantization error* of the fractional-N PLL [17], which results in increased output phase noise.

For example, to realize the division ratio of 3.25, the divider is set to divide the VCO output by 3 for 75% of the time and by 4 for 25% of the time. Hence, via time averaging, the integer divider acts like a fractional divider providing a fractional division ratio of 3.25. However, at any given time instance, the division ratio is not 3.25, but 3 or 4, resulting in the quantization error. Fig. 2 shows the time-domain waveform. The divider output frequency matches the reference clock frequency over time averaging across 13 VCO cycles. However, the rising edge of the divider output (marked in red) does not align with the rising edge of the reference clock (marked in blue). This phase error produces pulses at the PFD output, whose widths are marked with fractional numbers normalized to the VCO period. These pulses cause a nonzero net charge injected into or taken away from the loop filter through the CP. The resulting ripples modulate the VCO output frequency, increasing phase noise. Additionally, as this example shows, the division ratio pattern can repeat, especially when a low-order DSM is used. This can generate fractional spurs.



Fig. 2. Time-domain waveform of a conventional fractional-N PLL.



Fig. 3. Quantization noise effects with (a) narrow PLL bandwidth and (b) wide PLL bandwidth.

To reduce these spurs, one can add dither in the DSM to break the periodicity [40] or use additional techniques, such as the probability mass redistributor (PMR) [41], to suppress fractional spurs.

Fig. 3 shows the power spectral density (PSD) of the PLL output phase noise with different bandwidth settings. The quantization error is high-pass shaped by the DSM. As shown in Fig. 3(a), a narrow PLL bandwidth (e.g., 500 kHz) can effectively suppress the quantization error, but it leads to increased VCO phase noise and slower settling. In contrast, as Fig. 3(b) shows, a wide PLL bandwidth (e.g., 1.5 MHz) reduces the VCO phase noise and accelerates the settling, but its phase noise is dominated by the substantially increased quantization error. Thus, it is highly desirable to develop techniques to reduce the quantization error for wideband PLLs.

III. PROPOSED STA PLL

The initial idea of the proposed STA technique was published in our early work [38], in which a specific case was discussed briefly. In order to clearly demonstrate the advantages of this technique, in this section, we will first introduce the general architecture and the detail operation of the proposed STA technique and then provide the loop response and noise analyses.

A. Architecture of Proposed STA PLL

Fig. 4 shows the block diagram of the proposed PLL architecture. Different from the conventional architecture in Fig. 1, the new architecture uses an array of dividers, PFDs, and CPs to achieve *spatial averaging* for quantization error reduction. The divider, the PFD, and the CP arrays can be considered

TABLE I Vector Division Ratio Pattern in Fig. 5

Division Ratios	Time Instance				Time Averaging $(\sum_{i=1}^{4} \text{Div} \mathbf{N}_{i}[k + i])$		
	k+1	k+2	k+3	k+4	Time Averaging $(\sum_{j=1}^{j=1} \text{Diviv}_i[\kappa + j])/4$		
DivN1	4	3	3	3	3.25		
DivN ₂	3	4	3	3	3.25		
DivN ₃	3	3	4	3	3.25		
DivN ₄	3	3	3	4	3.25		
Spatial Averaging $(\sum_{i=1}^{4} \text{DivN}_i[k])/4$	3.25	3.25	3.25	3.25	3.25		



Fig. 4. Block diagram of the proposed STA PLL.

as vector blocks, i.e., a vector divider, a vector PFD, and a vector CP. The single slice of each vector block together forms a channel, and all *M* channels operate concurrently and independently.

The key to the proposed PLL architecture is how to properly control the vector divider. This task is accomplished by the vector division ratio generator. It converts the fractional division ratio div[k] to a vector division ratio $\overrightarrow{\text{DivN}}[k]$, each element of which corresponds to the instantaneous integer division ratio of a divider slice. In addition, a *fractional* DSM is applied to generate div[k] from the division ratio $N + \alpha$. The operation of these two blocks will be explained in detail later.

B. Fractional Frequency Division by Spatial Averaging

To understand how spatial averaging works, let us take a look at an example shown in Fig. 5. The division ratio $N + \alpha$ is again 3.25, and the number of slices, M, is set to 4.

Table I summarizes the vector division ratio pattern of the four dividers in Fig. 5. Note that although the division ratio pattern is different for every divider, the time averaging of the division ratio for any divider #i over four adjacent reference clock periods is $(\sum_{j=1}^{4} \text{DivN}_i[k + j])/4 = 3.25$. Thus, each divider works like the only divider in a conventional fractional-*N* PLL. This ensures that the output frequency of every divider is the same, which is a prerequisite for the proposed PLL architecture to work.



Fig. 5. Time-domain waveform of the proposed STA PLL.

The most important feature of the proposed architecture, which is also easy to see from Fig. 5 and Table I, is that during any reference clock period, we have one divider dividing by 4 and three dividers dividing by 3. As a result, the spatial average of the division ratios is $(\sum_{i=1}^{4} \text{DivN}_{i}[k])/4 = 3.25$ for any reference clock period k. In other words, if we consider these four dividers as a whole, it is equivalent to a truly fractional divider with the instantaneous division ratio of 3.25. Note that this is achieved not by time averaging but by spatial averaging among the four dividers. In this way, as shown in Fig. 5, even though the rising edge of any individual divider may not align with the rising edge of the reference clock (marked with the blue dashed lines), the arithmetic mean of the rising edges of the vector divider is always at the blue dashed lines. Taking the leftmost blue dashed line as an example, the rising edge of the divider #1 lags that of the reference clock by $3/4 T_{VCO}$, while the rising edges of the dividers #2–#4 lead it by $1/4 T_{VCO}$, where T_{VCO} is the VCO output period. As a result, the average output rising edge of the vector divider is aligned with that of the reference clock.

To implement spatial averaging in circuits, we need to add up the outputs of the vector divider. It is nontrivial to directly realize averaging in the time domain. Instead, this article uses the vector PFD and the vector CP to average the vector divider output in the charge domain, as shown in Fig. 4. To make sure that the PLL loop dynamics is unchanged, each CP slice consumes 1/M of the CP current used in the conventional PLL, so that the total CP current remains the same, leading to the same PLL transfer function. This way, we have

$$\frac{1}{M} \sum_{i=1}^{M} \operatorname{DivN}_{i}[k] = \operatorname{div}[k]$$
(2)

which is the basic concept of spatial averaging in the proposed PLL architecture.

The output waveforms of the vector PFD/CP and the loop filter are also shown in Fig. 5. Although ripples still appear at the loop filter output due to the phase misalignment between each single divider output and the reference clock, the amplitude of the ripples is significantly reduced compared to that in Fig. 2. This decreases the phase noise, as well as relaxing the linearity requirement of the CP, the loop filter, and the VCO. The areas of positive and negative pulses in the vector PFD output are the same, which results in *zero* net charge injected to the loop filter during every reference clock period. Hence, the width of each ripple is only one T_{VCO} , which is much smaller than that in the conventional fractional-*N* PLL in Fig. 2. Thus, the ripples in the proposed architecture are at much higher frequencies and can be substantially attenuated by the PLL loop dynamics.

C. Time Averaging for Arbitrary Fractional Division Ratios

With M = 4, the proposed spatial averaging technique can accurately produce the division ratio of not only 3.25 but also 3.5 and 3.75. 3.5 can be realized by having two dividers performing divide-by-3 and the other two performing divide-by-4. 3.75 can be achieved by having one divider performing divideby-3 and the rest three performing divide-by-4. Generally speaking, with an *M*-channel spatial-averaging architecture, any fractional division ratio in the form of N + j/M can be realized by having *j* dividers performing divide-by-(N + 1)and the rest (M - j) dividers performing divide-by-*N*, where *j* is an integer and $j \in [0, M - 1]$.

There remains one question to answer: what if $N + \alpha$ cannot be written in the form of N + j/M? For example, $N + \alpha = 3.375$ and M = 4. Clearly, spatial averaging alone is insufficient. To address this issue, we can bring back time averaging in the conventional fractional-N PLL. We use a DSM to produce a series of division ratios $\{div[k]\}$, whose time average equals to $N + \alpha$, as indicated in (1). Even though the same time averaging concept is used, there is a key difference. In the conventional $\Delta \Sigma$ fractional-N PLL of Fig. 1, its DSM has a quantization step size of 1. The division ratio div[k], which is the DSM output, is an integer. div[k]has to switch between 3 and 4 to realize $N + \alpha = 3.375$ if the DSM is assumed to be the first order. In contrast, thanks to spatial averaging, the DSM of the proposed architecture of Fig. 4 has a finer quantization step size of 1/M. Thus, its $\operatorname{div}[k]$ is a mixed fractional number that can be written in the form of N + i/M. It only needs to switch between 3.25 and 3.5 to realize $N + \alpha = 3.375$ with M = 4. As a result, the quantization error is reduced by M times.

In summary, by combining both spatial and time averaging, the proposed PLL architecture can realize any arbitrary



Fig. 6. Transfer characteristic of PFD.

fractional division ratio. Mathematically speaking, we have

$$N + \alpha = \underbrace{\lim_{K \to \infty} \frac{1}{K} \sum_{k=1}^{K} \frac{1}{M} \sum_{i=1}^{M} \operatorname{DivN}_{i}[k]}_{\text{Time Averaging}} \cdot \underbrace{1}_{\text{Spatial Averaging}} \cdot (3)$$

This is also why we name it the STA PLL. Its quantization error is smaller than the conventional PLL with only time averaging.

D. Divider Selection

One key question that has not been answered is when the vector divider receives the division ratio div[k] = N + i/M, how we select which j dividers to perform divide-by-(N+1)and which (M - j) dividers to perform divide-by-N. This needs to be done carefully. We need to make sure that the rising edges of all divider outputs are close to the reference clock's rising edge, so that all PFDs work in the linear region from -2π to $+2\pi$, as shown in Fig. 6. If the phase difference between any divider output and the reference clock is beyond this range, its corresponding PFD would work in the nonlinear region, causing the spatial averaging to fail. This requirement implies that the phase difference between any two divider outputs must be within 4π , i.e., $|\Phi_{\text{div},i} - \Phi_{\text{div},i}| < 4\pi$. Since the divider output phase corresponds to the integration of the division ratio, this requirement can be translated to the following inequality:

$$\left|\sum_{k=1}^{K} (\text{DivN}_{i}[k] - \text{DivN}_{j}[k])\right| < 2N$$
(4)

which needs to be satisfied for any integer i, j, and K.

It is nontrivial to meet (4). There are two simple strategies to perform the divider selection. One is to perform a thermometer mapping. That is, given $\operatorname{div}[k] = N + j/M$, we set DivN_1 to DivN_j to be N + 1, and set $\operatorname{DivN}_{j+1}$ to DivN_M to be N. However, this means DivN_1 is always greater than DivN_M . As a result, the accumulated phase difference would go out of bound, which violates (4). The other simple strategy is to randomly select dividers with the division ratios of N or N+1. This strategy may seem to work, as it guarantees there is no systematic bias in the divider selection, and the averaged divider output frequencies are the same. However, this is still insufficient, as the accumulated phase difference can still go out of bound. To meet (4), we essentially need the spectrum of { $\operatorname{DivN}_i[k]$ } to be high-pass shaped with a zero at dc.



Fig. 7. Block diagram of the vector division ratio generator.

It may appear that we need to invent a new circuit to generate the right vector division ratio $\overrightarrow{\text{DivN}}[k]$, but it turns out that the requirements of (2) and (4) are exactly the same as the requirements for the DAC mismatch shaping in an analog multi-bit DSM [42]–[44]. Thus, we can directly borrow the dynamic element matching (DEM) technique and implement the vector division ratio generator of Fig. 4 by a DEM block. In the analog DSM, the DAC selection pattern is scrambled to ensure that each DAC element is turned on for the same number of times in order to shape the DAC mismatch error. Here, in the proposed STA PLL, we scramble the divider selection pattern to ensure that each divider has the same number of times with the division ratio of N + 1, so that the divider output phases always stay close to one another.

Fig. 7 shows the block diagram of the vector division ratio generator in the proposed STA PLL, where the DEM block is, for instance, implemented using the vector-quantizer architecture [42]. The input div[k] is first separated into the integer and the fractional parts, which are represented by $d_{inte}[k]$ and $d_{frac}[k]$, respectively. $d_{frac}[k]$ is processed by the DEM block and converted into an *M*-element integer-value vector, $\overrightarrow{N_{\text{DEM}}[k]}$. Finally, $\overrightarrow{N_{\text{DEM}}[k]}$ and $d_{inte}[k]$ are added together to obtain the vector division ratio $\overrightarrow{\text{DivN}[k]}$. Mathematically speaking, we have

$$DivN_i[k] = d_{inte}[k] + N_{DEM,i}[k].$$
 (5)

If the DEM loop filter is a simple integrator, i.e., $H_{\text{LF,DEM}}(z) = z^{-1}/(1 - z^{-1})$, it implements the data-weighted averaging (DWA) technique, which is the most widely used first-order DEM technique [43]. The barrelshifting DivN[k] pattern shown in Table I is the result of the DWA technique. We can also realize higher order shaping by increasing the order of $H_{\text{LF,DEM}}(z)$ [42], [44]–[46]. Note that the DEM order needs to be at least one to cancel the first-order frequency-to-phase integration of the divider to satisfy (4).

E. Loop Response and Quantization Noise Analyses

Fig. 8 shows the phase-domain model of the proposed STA PLL. Its closed-loop transfer function can be derived as

$$G_{\text{closed}}(f) = \frac{\Phi_{\text{VCO}}(f)}{\Phi_{\text{ref}}(f)} = \frac{(N+\alpha)G_{\text{open}}(f)}{1+G_{\text{open}}(f)}$$
(6)

where the open-loop transfer function is

$$G_{\text{open}}(f) = K_{\text{PFD}}I_{\text{CP}}H_{\text{LF}}(f)\frac{K_{\text{VCO}}}{jf}\frac{1}{N+\alpha}$$
(7)

where K_{PFD} is PFD gain, I_{CP} is the total current of the vector CP, $H_{LF}(f)$ is the loop filter transfer function, and K_{VCO} is the VCO tuning gain. Note that (6) and (7) are exactly the same as the closed- and open-loop transfer functions of the conventional fractional-N PLL derived in [47], which proves that the proposed STA technique does not change the PLL loop dynamics.

Fig. 9 compares the simulated VCO control voltage of an 8-channel STA PLL with a conventional fractional-N PLL and an 8-tap FIR PLL under the same loop parameters. As expected, the proposed STA PLL and the conventional fractional-N PLL have the same settling time. Due to the delay of the register chain, the FIR PLL settles slower ($\sim 8T_{ref}$). The main differences among the three PLLs are the amplitudes of the ripples on the VCO control voltage. The ripple amplitude of the proposed STA PLL is eight times smaller than that of the conventional fractional-N PLL and is also smaller than that of the FIR PLL. The significant reduction on the ripple amplitude directly reflects the stronger quantization error suppression of our proposed STA technique, which matches the earlier analyses.

In Fig. 8, the DSM quantization error is modeled as e_q , which is high-pass shaped by its noise transfer function (NTF) NTF_{DSM}(z). As the quantization step of the DSM in the proposed STA PLL is 1/M, the magnitude of e_q is M times smaller than that of the conventional fractional-N PLL. Assuming e_q is uniformly distributed and NTF_{DSM}(z) = $(1 - z^{-1})^L$, the quantization noise PSD at the output of the proposed STA PLL can be derived as

$$S_{\rm QN}(f) = \frac{1}{M^2} \frac{\pi^2 T_{\rm ref}}{3} \left| \frac{G_{\rm closed}(f)}{N+\alpha} \right|^2 |1 - z^{-1}|^{2L-2}$$
(8)

which indicates that the STA PLL has a $20 \log_{10} M$ dB reduction to the quantization noise at all frequencies compared to the conventional fractional-*N* PLL. Note that the proposed STA PLL has no limit on the DSM structure and NTF, which means that both the single-loop and the multi-stage noise shaping (MASH) modulators are applicable to the proposed STA technique.

Fig. 10 compares the output quantization noise spectra of the conventional fractional-*N* PLL, the 8-tap FIR PLL presented in [35], and the proposed STA PLL with M = 8and 16, respectively, under the same loop parameters and NTF_{DSM}(z) = $(1 - z^{-1})^3$. As shown, the proposed STA PLL reduces the quantization noise over the entire frequency range by 18 dB for M = 8 and 24 dB for M = 16. Although the FIR filtering technique proposed in [35] shows similar attenuation for high-frequency noise, it cannot reduce the low-frequency noise. In addition, its noise peak magnitude is 12-dB higher than that of the 8-channel STA PLL.

F. Mismatch Analyses

1) Gain Mismatch Analysis: Since the proposed STA PLL uses an array of dividers, PFDs, and CPs, a problem that



Fig. 8. Phase-domain model of the proposed STA PLL.



Fig. 9. VCO control voltage comparison.



Fig. 10. Comparison of the output quantization noise.

naturally arises is the gain mismatch among different channels. Due to the digital nature of the PFD and the divider, their gains in the phase domain are fixed by their topology, and thus, do not have mismatch. The only gain mismatch is from the vector CP due to current source mismatch. In Fig. 8, the percentage mismatch of the *i*th CP slice is denoted as ε_i . For simplicity, we still define the total current of the vector CP with mismatch as I_{CP} , and thus, we have $\sum_{i=1}^{M} \varepsilon_i = 0$. Therefore, the PLL closed-loop transfer function is unchanged and is still given by (6). Likewise, the transfer functions of

the loop-filter noise, the VCO phase noise, and the DSM quantization noise remain the same. Nevertheless, the gain mismatch affects the vector quantization error of the DEM block. In Fig. 8, we use $\vec{e_{vq}}$ to represent the DEM vector quantization error and (2), we have $\sum_{i=1}^{M} e_{vq,i}[k] = 0$. This means that, if there is no gain mismatch, $\vec{e_{vq}}$ would be canceled out naturally in the charge domain at the input of the loop filter. Thus, $\vec{e_{vq}}$ itself does not contribute phase noise at the PLL output. However, due to the presence of the CP current mismatch, the gain of the *i*th element of $\vec{e_{vq}}$ becomes $(1 + \varepsilon_i)$ rather than unity. As a result, the summation $\sum_{i=1}^{M} (1+\varepsilon_i)e_{vq,i} = \sum_{i=1}^{M} (\varepsilon_i \cdot e_{vq,i})$ is no longer zero and shows up as phase noise at the PLL output. Assuming the standard deviation of ε_i is σ and $e_{vq,i}$ is uniformly distributed, the phase noise due to the vector CP mismatch is given by

$$S_{\rm MN}(f) = \frac{1}{M} \frac{\pi^2 \sigma^2 T_{\rm ref}}{3} \left| \frac{G_{\rm closed}(f)}{N+\alpha} \right|^2 \left| \frac{\rm VQNTF(z)}{1-z^{-1}} \right|^2 \tag{9}$$

where VQNTF(z) is the vector quantization NTF of the DEM block. If DWA is used, VQNTF(z) = $(1 - z^{-1})$. Thus, (9) can be derived as

$$S_{\rm MN}(f) = \frac{1}{M} \frac{\pi^2 \sigma^2 T_{\rm ref}}{3} \left| \frac{G_{\rm closed}(f)}{N+\alpha} \right|^2.$$
(10)

It shows that the first-order shaped mismatch noise by DWA cancels out the frequency-to-phase integration of the divider, and thus, the vector CP current mismatch-induced phase noise shows up as white noise filtered by $G_{\text{closed}}(f)$ at the PLL output.

Fig. 11 compares the simulated output frequency spectra of the proposed STA PLL, the conventional fractional-*N* PLL, and the FIR PLL with only the DSM quantization noise and the mismatch induced noise under different conditions. As expected, the vector CP mismatch shows up as white noise and flattens out the notch at the PLL output frequency. Nevertheless, the impact of vector CP mismatch is small. Comparing Fig. 11(a)–(c), the total rms jitter of the proposed STA PLL hardly changes with $\sigma = 1\%$ vector CP mismatch. It only mildly increases from 3.1 to 3.4 ps with a large $\sigma = 5\%$ vector



Fig. 11. Simulated output spectra with (a) no mismatch, (b) $\sigma = 1\%$ vector CP mismatch, (c) $\sigma = 5\%$ vector CP mismatch, (d) $\sigma = 5\%$ vector CP mismatch plus 5% up/down CP current mismatch, (e) $\sigma = 4.4$ -ps divider delay mismatch, and (f) $\sigma = 2.3$ -ps loop delay mismatch.

CP mismatch, but still much smaller than the conventional PLL and the FIR PLL, which are 24.2 and 8.3 ps, respectively, under the same simulation condition.

In addition to the vector CP mismatch, each CP slice may suffer from another mismatch due to the unequal charging and discharging currents. Fig. 11(d) shows the simulated output spectra with both $\sigma = 5\%$ vector CP current mismatch and 5% up/down CP current mismatch. As shown, the rms jitter is the same as that in Fig. 11(c), where only $\sigma = 5\%$ vector CP current mismatch is included. This indicates that the impact of this mismatch is insignificant to the proposed STA PLL. In fact, the up/down CP current mismatch is also a common issue in conventional fractional-N PLLs, and techniques to address this issue, such as [48]–[50], are applicable to the proposed STA technique.

2) Delay Mismatch Analysis: For any divider, PFD, and CP element in the array, there may be a propagation delay mismatch, which are represented as $\overline{\Phi_{e,\text{div}}}$, $\overline{\Phi_{e,\text{PFD}}}$, and $\overline{\Phi_{e,\text{CP}}}$ in Fig. 8, respectively. Based on the different impacts of the phase noise, these delay mismatches can be divided into two categories: the divider delay mismatch and the loop

delay mismatch. The divider delay mismatch comes from the different clock-to-Q delays of the D flip-flops (DFFs) in the vector divider and the wire length difference among the M divider-to-PFD paths. As PFD detects the phase difference between the reference clock and the divider output, this mismatch generates a constant phase error $\Phi_{e,\text{div},i}$ at the input of the *i*th element of the vector PFD. After summed and averaged, the phase error is finally converted into a phase offset at the PLL output. However, this phase offset does not influence the loop response of the PLL. Fig. 11(e) plots the simulated output spectra with $\sigma = 4.4$ -ps divider delay mismatch. As shown, the spectra and rms jitter are the same as that of the ideal case in Fig. 11(a), which matches the analysis. In the simulation, the standard deviation of 4.4 ps is obtained from Monte Carlo (MC) simulation.

The loop delay mismatch, including $\Phi_{e,PFD}$ and $\Phi_{e,CP}$, is caused by the propagation delay difference among the Mchannels in the vector PFD and the vector CP. This mismatch introduces a phase shift term $\exp(-jf \Phi_{e,loop,i})$ to the gain of the *i*th channel, where $\Phi_{e,\text{loop},i} = \Phi_{e,\text{PFD},i} + \Phi_{e,\text{CP},i}$. As a result, the *i*th element of the DEM vector quantization error $\overrightarrow{e_{vq}}$ has to be multiplied by $\exp(-jf\Phi_{e,\text{loop},i})$, which causes the summation $\sum_{i=1}^{M} e_{vq,i} \cdot \exp(-jf\Phi_{e,\text{loop},i})$ to be nonzero, and shows up as additional phase noise at the PLL output. Fig. 11(f) shows the simulation results with a typical $\sigma = 2.3$ ps loop delay mismatch from MC simulation. As shown, the loop mismatch slightly increases the in-band phase noise, leading to the rms jitter rising from 3.1 to 3.2 ps. However, the proposed STA PLL still performs better quantization noise reduction than the conventional fractional-N PLL and the FIR PLL.

IV. SPATIAL AVERAGING WITH A SINGLE DIVIDER

The spatial averaging technique in Fig. 4 requires an array of M dividers. Since the divider operates at the VCO output frequency, the total divider power would increase by M times, which can be a significant power penalty, especially for a large M. To reduce power, this section presents a way to realize spatial averaging with only a single divider.

Let us again take a look at Fig. 5, in which the vector division ratio $\overrightarrow{\text{DivN}_i}[k]$ is generated by using DWA. Note that the phase difference between any two divider outputs is either 0 or T_{VCO} . This is due to the barrel-shifting nature of DWA, which ensures that the accumulated vector division ratios differ at most by 1 from one another. Mathematically speaking, it means

$$\left|\sum_{k=1}^{K} (\operatorname{DivN}_{i}[k] - \operatorname{DivN}_{j}[k])\right| \le 1.$$
(11)

This formula means that the divider output phases are not independent. Fig. 12 replots the output phases. As shown, for every reference clock rising edge, there are only two possible choices of phases among all dividers: a leading phase Φ_{Lead} marked in pink and a lagging phase Φ_{Lag} marked in blue. Hence, as long as we can generate these two phases and perform correct selection between them, we can produce all required divider output phases. Since Φ_{Lag} always lags Φ_{Lead}



Fig. 12. Time-domain waveform of the spatial averaging with a single divider and phase selection.

by $T_{\rm VCO}$, we can use *only one divider* to generate $\Phi_{\rm Lead}$ and delay it by one $T_{\rm VCO}$ to obtain $\Phi_{\rm Lag}$. In addition, by carefully examining Fig. 12, we can see that the rising edge of the last divider #4 always leads that of the other three dividers, and thus, we can simply use divider #4 to produce $\Phi_{\rm Lead}$ and delay it to get $\Phi_{\rm Lag}$. All other dividers can be removed. Note that even though Fig. 12 is a special example with M = 4 and $N + \alpha = 3.25$, the proposed one-divider scheme is valid for any M and $N + \alpha$, which is guaranteed by the nature of DWA.

To perform the correct phase selection, we need to know the relationship between any divider output phase $\Phi_{\text{div},i}[K]$ and that of the last divider $\Phi_{\text{div},M}[K] = \Phi_{\text{Lead}}[K]$. For simplicity, let us express $\Phi_{\text{div},i}[K]$ as the accumulated number of VCO clock cycles

$$\Phi_{\text{div},i}[K] = \sum_{k=1}^{K} \text{DivN}_i[k] = \sum_{k=1}^{K} (d_{\text{inte}}[k] + N_{\text{DWA},i}[k]).$$
(12)

Since $d_{inte}[k]$ is common to all dividers (see Fig. 7), it is easy to derive that

$$\Phi_{\text{div},i}[K] = \Phi_{\text{div},M}[K] + \sum_{k=1}^{K} (N_{\text{DWA},i}[k] - N_{\text{DWA},M}[k]). \quad (13)$$

As mentioned earlier, since DWA ensures that $F_i[K] \equiv \sum_{k=1}^{K} (N_{\text{DWA},i}[k] - N_{\text{DWA},M}[k])$ can only take the value of 0 or 1, we can rewrite (13) as

$$\Phi_{\text{div},i}[K] = \begin{cases} \Phi_{\text{Lead}}[K], & \text{for } F_i[K] = 0\\ \Phi_{\text{Lag}}[K], & \text{for } F_i[K] = 1 \end{cases}$$
(14)

which clearly shows that $\Phi_{\text{div},i}[K]$ can be obtained via phase selection between $\Phi_{\text{Lead}}[K]$ and $\Phi_{\text{Lag}}[K]$ based on the value of the flag $F_i[K]$.

Fig. 13 shows the direct circuit implementation. A standard DWA block is used to produce $N_{\text{DWA},i}[k]$. The last DWA output $N_{\text{DWA},M}[k]$ is sent to the single divider to produce $\Phi_{\text{Lead}}[K]$ and $\Phi_{\text{Lag}}[K]$. Since both $N_{\text{DWA},i}[k]$ and $F_i[K]$ can only take the value of 0 or 1, $F_i[K]$ can be simply realized using XOR gates for subtraction and addition without the need



Fig. 13. Circuit implementation of spatial averaging with a single divider and phase selection.



Fig. 14. Block diagram of the proposed fractional-N PLL.

for full-blown digital subtractors or adders. A multiplexer uses $F_i[K]$ to select either $\Phi_{\text{Lead}}[K]$ or $\Phi_{\text{Lag}}[K]$. Finally, a retiming DFF is used to reduce the phase mismatch among *M* channels. Note that the proposed single-divider spatial averaging technique looks like the PI technique, but they work differently. Instead of selecting among multiple phases generated by a sophisticated phase interpolator, the proposed technique realizes the instantaneous fractional frequency division with only two phases produced by a single DFF. This technique is highly digital and PVT robust. In addition, with the proposed technique, the resolution of the fractional frequency division can be adjusted simply by changing the number of channels.

V. CIRCUIT IMPLEMENTATION

To verify the proposed STA technique, a prototype 2.4-GHz $\Delta \Sigma$ fractional-*N* PLL is implemented. Fig. 14 shows the toplevel block diagram, which is based on a type-II PLL. 16 PFDs and CPs are used for spatial averaging.

Fig. 15 shows the block diagram of the fractional DSM, which is the third order and can provide a fine quantization step of 1/16. In this way, the quantization noise can be reduced by 24 dB over the entire frequency range. The DSM adopts the cascade-of-resonators-feedback (CRFB) structure with an



Fig. 15. Block diagram of the fractional DSM.



Fig. 16. Schematic of the only divider.



Fig. 17. Schematic of the VCO.

internal feedback factor of a = 1/16 to realize a pair of complex zeros at 2 MHz. Although this way changes the quantization error below 2 MHz to be the first-order shaped, the overall quantization noise of the PLL can be reduced due to a notch in NTF. In order to clearly demonstrate the benefits of the proposed STA technique, the DSM is designed to have a reconfigurable quantization step that can vary among $\{1, 1/2, 1/4, 1/8, 1/16\}$ simply by changing the number of fractional bits in div[k].

Instead of using an array of 16 dividers as shown in Fig. 4, the prototype adopts the more power-efficient singledivider scheme of Fig. 13. Fig. 16 shows the schematic of the only divider, which is implemented by cascading five divide-2/3 modules, providing a frequency division range from 32 to 63.

The loop filter is a third-order passive filter, which supports a 2.76-MHz closed-loop bandwidth. Fig. 17 shows the VCO schematic. The VCO core is a three-stage current-controlled oscillator (CCO) made of cross-coupled inverters. The control voltage V_{Ctrl} from the loop filter is converted to current via a voltage-to-current (V2I) block. The typical VCO tuning gain is 300 MHz/V, which can be adjusted by D_{KVCO} . The center frequency of the VCO is controlled by D_{FC} to support a wide output frequency range.



Fig. 18. Simulated phase noise of the proposed fractional-*N* PLL with main contributors.



Fig. 19. Die photograph of the proposed STA PLL.

Fig. 18 plots the simulated phase noise of the proposed fractional-N PLL prototype, in which all noises are referred to the PLL output. Note that, the first-order shaped quantization noise at frequencies below 2 MHz cancels the frequency-tophase integration of the divider and becomes flat at in-band frequencies. Thanks to the proposed STA technique, the quantization noise becomes the nondominant phase noise source at both the in-band and out-of-band frequencies, except in 10-30 MHz. Within this frequency range, the quantization noise peak raises the output phase noise by around 3 dB compared to the VCO phase noise. The phase noise induced by the vector CP current mismatch is also shown in Fig. 18. As shown, although the mismatch noise increases the in-band phase noise, it is much lower than the phase noise contributed by the VCO and the reference clock, which are the two main phase noise sources in the proposed PLL prototype and dominate at almost the entire frequency range.

VI. MEASUREMENT RESULTS

The prototype PLL is fabricated in a 40-nm CMOS process. Fig. 19 shows the die photograph, whose core area is 0.086 mm². The output frequency ranges from 1.67 to 3.12 GHz with a reference clock frequency f_{ref} of 50 MHz.

Fig. 20 shows the measured output spectrum at the integer-N mode with N = 48. The PLL output frequency is 2.4 GHz.



Fig. 20. Measured output spectrum at the integer-N mode with N = 48.



Fig. 21. Measured output phase noise at the integer-N mode with N = 48.



Fig. 22. Measured output spectra at the fractional-N modes with different M values.

The measured reference spur is -67.2 dBc. Fig. 21 plots the measured output phase noise at this mode. As shown, with a closed-loop bandwidth of 2.76 MHz, the in-band (at 1 MHz) and the output-of-band (at 10 MHz) phase noise are -100 and -118 dBc/Hz, respectively. By integrating the phase noise from 1-kHz to 100-MHz frequency offset, the rms jitter is 2.19 ps.

Fig. 22 compares the measured output frequency spectra with M = 1, 2, 4, 8, 16 and a general fractional frequency division ratio that cannot be written as N + j/16 (where N and j are integers). Specifically, when M = 1, the DSM quantization step is 1, and thus, the prototype PLL returns to the conventional fractional-N PLL. As shown, the proposed STA technique improves the output phase noise at all frequencies. When M is small, the improvement rate is 6 dB per every



Fig. 23. Phase noise of the integer-N mode and the fractional-N modes with M = 1 and M = 16.



Fig. 24. Measured in-band fractional spur.

TABLE II Integrated rms Jitter Summary

Mode	es	Integrated rms Jitter (ps)			
Integer	-N	2.19			
Fractional-N	M = 1	9.55			
	M = 2	4.90			
	M = 4	3.06			
	M = 8	2.45			
	M = 16	2.26			

doubling of M, which matches the analyses in Section III. When M is above 4, the in-band noise improvement is less significant, as it starts to be dominated by other noise sources, such as the input reference noise and the VCO noise. The outof-band noise improvement still follows the $20 \log_{10} M$ (dB) trend, until M = 16 when the out-of-band noise starts to be dominated by the VCO noise.

Fig. 23 compares the measured output phase noise at M = 1and M = 16 with that of the integer-N mode. Compared to the conventional architecture (i.e., M = 1), the proposed PLL with M = 16 reduces the in-band and out-of-band phase noise by 10 and 21 dB, respectively. The integrated rms jitter is reduced from 9.55 to 2.26 ps. Again, the measurement result in the fractional-N mode with M = 16 is almost the same as the integer-N mode. The only difference is the 3-dB higher noise in the range of 10–30 MHz, which comes from the peak of the quantization noise as Fig. 18 shows. Table II summarizes the integrated rms jitters at different modes. The rms jitter decreases with the increase of M due to the reduced

Yu [35]		Kao [30]	Nandwana [31]	Liang [51]	Elkholy [24]	Kong [37]	This work	
JSSC '09	JSSC '13	ISSCC '13	JSSC '15	ISSCC '15	JSSC '16	JSSC '18	ттуре-П	
Type-II	Type-II	Type-II	Type-II	Type-II	Type-II	Type-I		
8-tap FIR	PI & 8-tap FIR	Segmented PI	Hybrid-P/C PI	Switch Cap. LF	DTC cancel	35-tap FIR	16-channel STA	
180	130	40	65	40	65	45	40	
27	32	26	50	26	50	22.6	50	
0.17-1.25	0.86-1.26	1.87-1.98	4.25-4.75	2	2.0-5.5	2.31-3.05	1.67-3.12	
1	3.2	2	12	1.51	5	5.65	2.76	
NI/A	-106	-98	-104	-98	-97	-104	-100	
11/21	(@ 100kHz)	(@ 1MHz)	(@ 400kHz)	(@ 1MHz)	(@ 1MHz)	(@ 1MHz)	(@ 1MHz)	
NI/A	-107.5	-115	NI/A	-115	N/A	-121.4	-114	
IN/A	(@ 6MHz)	(@ 10MHz)	IN/A	(@ 10MHz)		(@ 10MHz)	(@ 10MHz)	
N/A	-66	-67	-60	-87	-44	-60	-67.2	
6.1	16.8	10	11.6	9.1	4	10	4.85	
0.5	0.31	0.055	0.48	0.046	0.084	0.096	0.086	
17.3	N/A	3.4	1.46	2.4	1.86	1.5	2.26	
(1-100)	11/2	(0.004–40)	(0.002–20)	(0.001–40)	(0.01–100)	(0.01–50)	(0.001–100)	
-207.4	N/A	-219.4	-225.8	-222.8	-228.5	-226.5	-226.1	
	Yu [35] JSSC '09 Type-II 8-tap FIR 180 27 0.17–1.25 1 N/A N/A N/A N/A 6.1 0.5 17.3 (1–100) –207.4	Yu [35] Jee [29] JSSC '09 JSSC '13 Type-II Type-II 8-tap FIR PI & 8-tap FIR 180 130 27 32 0.17-1.25 0.86-1.26 1 3.2 N/A -106 N/A -107.5 (@ 6MHz) (@ 6MHz) N/A -66 6.1 16.8 0.5 0.31 17.3 N/A (1-100) N/A	$\begin{array}{c c c c } & \mbox{Jee}\left[29\right] & \mbox{Kao}\left[30\right] \\ & \mbox{JsSC} \ '09 & \mbox{JSSC} \ '13 & \mbox{ISSCC} \ '13 \\ \hline \mbox{JsSC} \ '09 & \mbox{JSSC} \ '13 & \mbox{ISSCC} \ '13 \\ \hline \mbox{Jype-II} & \mbox{Type-II} & \mbox{Type-II} \\ \hline \mbox{Jype-II} & \mbox{Type-II} & \mbox{Type-II} \\ \hline \mbox{Jee} \ '10 & \mbox{JsSC} \ '10 & \mbox{Jee} \ '10 & \mbox{Jab} \ '10 & Jab$	$\begin{array}{c c c c c } Yu \ [35] & Jee \ [29] & Kao \ [30] & Nandwana \ [31] \\ JSSC \ [10] & JSSC \ [13] & ISSCC \ [13] & JSSC \ [15] & JSSC \ [15] & JSSC \ [15] & Type-II & Type-II & Type-II \\ \hline \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	$\begin{array}{c c c c c c } Yu \left[35 \right] & Jee \left[29 \right] & Kao \left[30 \right] & Nandwana \left[31 \right] & Liang \left[51 \right] \\ JSSC '09 & JSSC '13 & ISSCC '13 & JSSC '15 & ISSCC '15 \\ Type-II & Type-II & Type-II & Type-II & Type-II \\ \hline Type-II & Type-II & Segmented PI & Hybrid-P/C PI & Switch Cap. LF \\ \hline 180 & 130 & 40 & 65 & 40 \\ 27 & 32 & 26 & 50 & 26 \\ 0.17-1.25 & 0.86-1.26 & 1.87-1.98 & 4.25-4.75 & 2 \\ 1 & 3.2 & 2 & 12 & 1.51 \\ \hline 1 & 3.2 & 2 & 12 & 1.51 \\ \hline 1 & -106 & -98 & -104 & -98 \\ (@ 100kHz) & (@ 1MHz) & (@ 400kHz) & (@ 1MHz) \\ \hline 1 & -107.5 & -115 & N/A & (@ 10MHz) \\ \hline 1 & (@ 6MHz) & (@ 10MHz) & N/A & -66 & -67 & -60 & -87 \\ \hline 1 & 16.8 & 10 & 11.6 & 9.1 \\ \hline 1 & 0.5 & 0.31 & 0.055 & 0.48 & 0.046 \\ \hline 1 & 17.3 & N/A & 3.4 & 1.46 & 2.4 \\ (1-100) & N/A & -219.4 & -225.8 & -222.8 \\ \hline \end{array}$	$ \begin{array}{c c c c c c } Yu \ [35] & Jee \ [29] & Kao \ [30] & Nandwana \ [31] & Liang \ [51] & Elkholy \ [24] \\ JSSC \ '09 & JSSC \ '13 & ISSCC \ '13 & JSSC \ '15 & ISSCC \ '15 & JSSC \ '16 & $	Yu [35]Jee [29]Kao [30]Nandwana [31]Liang [51]Elkholy [24]Kong [37]JSSC '09JSSC '13ISSCC '13JSSC '15ISSCC '15JSSC '16JSSC '18Type-IIType-IIType-IIType-IIType-IIType-IIType-II8-tap FIRPI & 8-tap FIRSegmented PIHybrid-P/C PISwitch Cap. LFDTC cancel35-tap FIR180130406540654527322650265022.60.17-1.250.86-1.261.87-1.984.25-4.7522.0-5.52.31-3.0513.22121.5155.65N/A-106-98-104-98-97-104(@ 100kHz)(@ 1MHz)(@ 400kHz)(@ 1MHz)(@ 1MHz)(@ 1MHz)N/A-107.5-115N/A-115N/A-121.4(@ 60MHz)(@ 10MHz)(@ 10MHz)(@ 10MHz)(@ 10MHz)(@ 10MHz)N/A-66-67-60-87-44-606.116.81011.69.14100.50.310.0550.480.0460.0840.09617.3N/A3.41.462.41.861.5(1-100)(0.004-40)(0.002-20)(0.001-40)(0.01-100)(0.01-50)-207.4N/A-219.4-225.8-228.5-228.5-228.5	

TABLE III Performance Summary and Comparison

¹ FoM = 10 $\log_{10} \left| \left(\frac{\text{Jitter}_{\text{rms}}}{1 \text{ sec}} \right)^2 \left(\frac{\text{Power}}{1 \text{ mW}} \right) \right|$



Fig. 25. Measured power breakdown.

DSM quantization error. These results clearly prove the benefit of the proposed STA PLL architecture in quantization noise reduction.

Fig. 24 shows the measured fractional spur performance with $N + \alpha = 48.0625 - (2^{-10} + 2^{-14} + 2^{-19})$. With the PLL bandwidth of 2.76 MHz, the in-band fractional spur magnitude is measured to be -47.2 dBc.

The total power of the prototype PLL with 2.4-GHz output frequency is 4.85 mW from the 1.1-V power supply, where 3.3 mW is consumed by the VCO. Fig. 25 shows the measured power breakdown. The combined power of the divider and the phase selection block is 0.56 mW. It is much smaller than the total power consumed by an array of 16 dividers, which would be more than 2 mW. This shows the benefit of the one-divider scheme of Section IV in reducing the divider power.

Table III summaries and compares the performance of the proposed PLL with the state-of-the-art wide-bandwidth PLLs. The prototype PLL achieves a jitter figure of merit (FoM) of -226.1 dB, which is in line with the state-of-the-art works.

VII. CONCLUSION

This article presented a highly digital and calibrationfree technique that can significantly reduce the quantization noise of fractional-*N* PLLs over the entire frequency range. In this technique, the instantaneous fractional frequency division is achieved through spatial averaging by using an array of dividers, PFDs, and CPs. To reduce the power of the divider array, a method is proposed to realize the spatial averaging with a single divider and phase selection. Based on the proposed STA technique, a 2.4-GHz $\Delta\Sigma$ fractional-*N* PLL is implemented. The measurement results show that the quantization noise has been significantly reduced. Hence, the fractional-*N* PLL can almost achieve the same phase noise and jitter as an integer-*N* PLL.

ACKNOWLEDGMENT

The authors would like to thank F. Wang and Y. Fang from Rohde & Schwarz (China) Technology Co., Ltd., Xi'an Branch, and S. Dong from Xi'an University of Posts and Telecommunications for measurement assistance.

REFERENCES

- I. A. Young, J. K. Greason, and K. L. Wong, "A PLL clock generator with 5 to 110 MHz of lock range for microprocessors," *IEEE J. Solid-State Circuits*, vol. 27, no. 11, pp. 1599–1607, Nov. 1992.
- [2] S. Kim, K. Lee, Y. Moon, D.-K. Jeong, Y. Choi, and H. K. Lim, "A 960-Mb/s/pin interface for skew-tolerant bus using low jitter PLL," *IEEE J. Solid-State Circuits*, vol. 32, no. 5, pp. 691–700, May 1997.
- [3] J. G. Maneatis, "Low-jitter process-independent DLL and PLL based on self-biased techniques," *IEEE J. Solid-State Circuits*, vol. 31, no. 11, pp. 1723–1732, Nov. 1996.
- [4] J. G. Maneatis, J. Kim, I. McClatchie, J. Maxey, and M. Shankaradas, "Self-biased high-bandwidth low-jitter 1-to-4096 multiplier clock generator PLL," *IEEE J. Solid-State Circuits*, vol. 38, no. 11, pp. 1795–1803, Nov. 2003.
- [5] B. De Muer and M. S. J. Steyaert, "A CMOS monolithic ΔΣ-controlled fractional-N frequency synthesizer for DCS-1800," *IEEE J. Solid-State Circuits*, vol. 37, no. 7, pp. 835–844, Jul. 2002.
- [6] S. Pellerano, S. Levantino, C. Samori, and A. L. Lacaita, "A 13.5-mW 5-GHz frequency synthesizer with dynamic-logic frequency divider," *IEEE J. Solid-State Circuits*, vol. 39, no. 2, pp. 378–383, Feb. 2004.

- [7] K. J. Wang, A. Swaminathan, and I. Galton, "Spurious tone suppression techniques applied to a wide-bandwidth 2.4 GHz fractional-*N* PLL," *IEEE J. Solid-State Circuits*, vol. 43, no. 12, pp. 2787–2797, Dec. 2008.
- [8] C.-M. Hsu, M. Z. Straayer, and M. H. Perrott, "A low-noise wide-BW 3.6-GHz digital ΔΣ fractional-N frequency synthesizer with a noiseshaping time-to-digital converter and quantization noise cancellation," *IEEE J. Solid-State Circuits*, vol. 43, no. 12, pp. 2776–2786, Dec. 2008.
- [9] C.-K. K. Yang, R. Farjad-Rad, and M. A. Horowitz, "A 0.5-μm CMOS 4.0-Gbit/s serial link transceiver with data recovery using oversampling," *IEEE J. Solid-State Circuits*, vol. 33, no. 5, pp. 713–722, May 1998.
- [10] P. Larsson, "A 2-1600-MHz CMOS clock recovery PLL with low-Vdd capability," *IEEE J. Solid-State Circuits*, vol. 34, no. 12, pp. 1951–1960, Dec. 1999.
- [11] J. Savoj and B. Razavi, "A 10-Gb/s CMOS clock and data recovery circuit with a half-rate linear phase detector," *IEEE J. Solid-State Circuits*, vol. 36, no. 5, pp. 761–768, May 2001.
- [12] P. K. Hanumolu, G.-Y. Wei, and U.-K. Moon, "A wide-tracking range clock and data recovery circuit," *IEEE J. Solid-State Circuits*, vol. 43, no. 2, pp. 425–439, Feb. 2008.
- [13] M. H. Perrott, T. L. Tewksbury, and C. G. Sodini, "A 27-mW CMOS fractional-N synthesizer using digital compensation for 2.5-Mb/s GFSK modulation," *IEEE J. Solid-State Circuits*, vol. 32, no. 12, pp. 2048–2060, Dec. 1997.
- [14] S. Pamarti, L. Jansson, and I. Galton, "A wideband 2.4-GHz delta-sigma fractional-N PLL with 1-Mb/s in-loop modulation," *IEEE J. Solid-State Circuits*, vol. 39, no. 1, pp. 49–62, Jan. 2004.
- [15] M. A. Ferriss and M. P. Flynn, "A 14 mW fractional-N PLL modulator with a digital phase detector and frequency switching scheme," *IEEE J. Solid-State Circuits*, vol. 43, no. 11, pp. 2464–2471, Nov. 2008.
- [16] G. Marzin, S. Levantino, C. Samori, and A. L. Lacaita, "A 20 Mb/s phase modulator based on a 3.6 GHz digital PLL with -36 dB EVM at 5 mW power," *IEEE J. Solid-State Circuits*, vol. 47, no. 12, pp. 2974–2988, Dec. 2012.
- [17] P.-E. Su and S. Pamarti, "Fractional-N phase-locked-loop-based frequency synthesis: A tutorial," *IEEE Trans. Circuits Syst., II, Exp. Briefs*, vol. 56, no. 12, pp. 881–885, Dec. 2009.
- [18] F. M. Gardner, *Phaselock Techniques*, 3rd ed. Hoboken, NJ, USA: Wiley, 2005.
- [19] S. E. Meninger and M. H. Perrott, "A 1-MHZ bandwidth 3.6-GHz 0.18-μm CMOS fractional-N synthesizer utilizing a hybrid PFD/DAC structure for reduced broadband phase noise," *IEEE J. Solid-State Circuits*, vol. 41, no. 4, pp. 966–980, Apr. 2006.
- [20] M. Gupta and B.-S. Song, "A 1.8-GHz spur-cancelled fractional-N frequency synthesizer with LMS-based DAC gain calibration," *IEEE J. Solid-State Circuits*, vol. 41, no. 12, pp. 2842–2851, Dec. 2006.
- [21] A. Swaminathan, K. J. Wang, and I. Galton, "A wide-bandwidth 2.4 GHz ISM band fractional-N PLL with adaptive phase noise cancellation," *IEEE J. Solid-State Circuits*, vol. 42, no. 12, pp. 2639–2650, Dec. 2007.
- [22] S. Levantino, G. Marzin, C. Samori, and A. L. Lacaita, "A wideband fractional-N PLL with suppressed charge-pump noise and automatic loop filter calibration," *IEEE J. Solid-State Circuits*, vol. 48, no. 10, pp. 2419–2429, Oct. 2013.
- [23] S. Pamarti and I. Galton, "Phase-noise cancellation design tradeoffs in delta-sigma fractional-N PLLs," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, vol. 50, no. 11, pp. 829–838, Nov. 2003.
- [24] A. Elkholy, S. Saxena, R. K. Nandwana, A. Elshazly, and P. K. Hanumolu, "A 2.0–5.5 GHz wide bandwidth ring-based digital fractional-N PLL with extended range multi-modulus divider," *IEEE J. Solid-State Circuits*, vol. 51, no. 8, pp. 1771–1784, Aug. 2016.
- [25] M. Mercandelli, L. Grimaldi, L. Bertulessi, C. Samori, A. L. Lacaita, and S. Levantino, "A background calibration technique to control the bandwidth of digital PLLs," *IEEE J. Solid-State Circuits*, vol. 53, no. 11, pp. 3243–3255, Nov. 2018.
- [26] H. Liu, D. Tang, Z. Sun, W. Deng, H. C. Ngo, and K. Okada, "A sub-mW fractional-*N* ADPLL with FOM of -246 dB for IoT applications," *IEEE J. Solid-State Circuits*, vol. 53, no. 12, pp. 3540–3552, Dec. 2018.
- [27] L. Grimaldi et al., "A 30GHz digital sub-sampling fractional-N PLL with 198fs_{rms} jitter in 65nm LP CMOS," in *IEEE Int. Solid-State Circuits* Conf. (ISSCC) Dig. Tech. Papers, Feb. 2019, pp. 268–270.
- [28] C.-H. Heng and B.-S. Song, "A 1.8-GHz CMOS fractional-N frequency synthesizer with randomized multiphase VCO," *IEEE J. Solid-State Circuits*, vol. 38, no. 6, pp. 848–854, Jun. 2003.

- [29] D.-W. Jee, Y. Suh, B. Kim, H.-J. Park, and J.-Y. Sim, "A FIR-embedded phase interpolator based noise filtering for wide-bandwidth fractional-N PLL," *IEEE J. Solid-State Circuits*, vol. 48, no. 11, pp. 2795–2804, Nov. 2013.
- [30] T.-K. Kao, C.-F. Liang, H.-H. Chiu, and M. Ashburn, "A wideband fractional-N ring PLL with fractional-spur suppression using spectrally shaped segmentation," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2013, pp. 416–417.
- [31] R. K. Nandwana *et al.*, "A calibration-free fractional-N ring PLL using hybrid phase/current-mode phase interpolation method," *IEEE J. Solid-State Circuits*, vol. 50, no. 4, pp. 882–895, Apr. 2015.
- [32] D. Weyer, M. B. Dayanik, S. Jang, and M. P. Flynn, "A 36.3-to-38.2GHz -216dBc/Hz² 40nm CMOS fractional-N FMCW chirp synthesizer PLL with a continuous-time bandpass delta-sigma time-to-digital converter," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2018, pp. 250–252.
- [33] D. Liao, F. F. Dai, B. Nauta, and E. A. M. Klumperink, "A 2.4-GHz 16-phase sub-sampling fractional-N PLL with robust soft loop switching," *IEEE J. Solid-State Circuits*, vol. 53, no. 3, pp. 715–727, Mar. 2018.
- [34] X. Yu, Y. Sun, W. Rhee, H. K. Ahn, B.-H. Park, and Z. Wang, "A ΔΣ fractional-N synthesizer with customized noise shaping for WCDMA/HSDPA applications," *IEEE J. Solid-State Circuits*, vol. 44, no. 8, pp. 2193–2201, Aug. 2009.
- [35] X. Yu, Y. Sun, W. Rhee, and Z. Wang, "An FIR-embedded noise filtering method for ΔΣ fractional-N PLL clock generators," *IEEE J. Solid-State Circuits*, vol. 44, no. 9, pp. 2426–2436, Sep. 2009.
- [36] X. Yu et al., "A 65nm CMOS 3.6GHz fractional-N PLL with 5th-order ΔΣ modulation and weighted FIR filtering," in Proc. IEEE Asian Solid-State Circuits Conf. (A-SSCC), Nov. 2009, pp. 77–80.
- [37] L. Kong and B. Razavi, "A 2.4-GHz RF fractional-N synthesizer with BW = 0.25 f_{REF}," *IEEE J. Solid-State Circuits*, vol. 53, no. 6, pp. 1707–1718, Jun. 2018.
- [38] A. Sanyal, X. Yu, Y. Zhang, and N. Sun, "Fractional-N PLL with multielement fractional divider for noise reduction," *Electron. Lett.*, vol. 52, no. 10, pp. 809–810, May 2016.
- [39] Y. Zhang *et al.*, "A 2.4-GHz $\Delta\Sigma$ fractional-*N* synthesizer with spacetime averaging for noise reduction," in *Proc. IEEE Custom Integr. Circuits Conf. (CICC)*, Apr. 2019, pp. 1–4.
- [40] S. Pamarti, J. Welz, and I. Galton, "Statistics of the quantization noise in 1-bit dithered single-quantizer digital Delta–Sigma modulators," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 54, no. 3, pp. 492–503, Mar. 2007.
- [41] M. P. Kennedy *et al.*, "4.48GHz 0.18μm SiGe BiCMOS exact-frequency fractional-N frequency synthesizer with spurious-tone suppression yielding a -80dBc in-band fractional spur," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2019, pp. 272–274.
- [42] R. Schreier and B. Zhang, "Noise-shaped multibit D/A convertor employing unit elements," *Electron. Lett.*, vol. 31, no. 20, pp. 1712–1713, Sep. 1995.
- [43] R. T. Baird and T. S. Fiez, "Linearity enhancement of multibit ΔΣ A/D and D/A converters using data weighted averaging," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, vol. 42, no. 12, pp. 753–762, Dec. 1995.
- [44] I. Galton, "Spectral shaping of circuit errors in digital-to-analog converters," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, vol. 44, no. 10, pp. 808–817, Oct. 1997.
- [45] N. Sun, "High-order mismatch-shaping in multibit DACs," IEEE Trans. Circuits Syst., II, Exp. Briefs, vol. 58, no. 6, pp. 346–350, Jun. 2011.
- [46] N. Sun and P. Cao, "Low-complexity high-order vector-based mismatch shaping in multibit ΔΣ ADCs," *IEEE Trans. Circuits Syst., II, Exp. Briefs*, vol. 58, no. 12, pp. 872–876, Dec. 2011.
- [47] M. H. Perrott, M. D. Trott, and C. G. Sodini, "A modeling approach for Σ-Δ fractional-N frequency synthesizers allowing straightforward noise analysis," *IEEE J. Solid-State Circuits*, vol. 37, no. 8, pp. 1028–1038, Aug. 2002.
- [48] W. Rhee, "Design of high-performance CMOS charge pumps in phaselocked loops," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, vol. 2, May 1999, pp. 545–548.
- [49] J.-S. Lee, M.-S. Keel, S.-I. Lim, and S. Kim, "Charge pump with perfect current matching characteristics in phase-locked loops," *Electron. Lett.*, vol. 36, no. 23, pp. 1907–1908, Nov. 2000.
- [50] M. Terrovitis, M. Mack, K. Singh, and M. Zargari, "A 3.2 to 4 GHz, 0.25 μm CMOS frequency synthesizer for IEEE 802.11a/b/g WLAN," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, vol. 1, Feb. 2004, pp. 98–515.



Yanlong Zhang (M'18) received the B.S. and Ph.D. degrees from the School of Microelectronics, Xidian University, Xi'an, China, in 2011 and 2018, respectively.

He is currently an Assistant Professor with the School of Microelectronics, Xi'an Jiaotong University, Xi'an. From October 2015 to November 2017, he was a joint Ph.D. student with the Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, TX, USA. His research interests include analog, mixed-signal, and

RF-integrated circuit design.

Dr. Zhang was a recipient of the Chinese National Scholarship in 2014 and the China Scholarship Council (CSC) Scholarship in 2015.



Arindam Sanyal (M'14) received the B.E. degree from Jadavpur University, Kolkata, India, in 2007, the M.Tech. degree from IIT Kharagpur, Kharagpur, India, in 2009, and the Ph.D. degree from The University of Texas at Austin, Austin, TX, USA, in 2016.

He is currently an Assistant Professor with Electrical Engineering Department, The State University of New York at Buffalo, Buffalo, NY, USA. Prior to this, he was a Design Engineer working on low jitter PLLs at Silicon Laboratories, Austin. His research

interests include analog/mixed-signal design, bio-medical sensor design, analog security, and on-chip artificial neural networks.

Dr. Sanyal was a recipient of the Intel/Texas Instruments/Catalyst Foundation CICC Student Scholarship Award in 2014 and the Mamraj Agarwal Award in 2001.



Xueyi Yu received the B.S. and Ph.D. degrees in electronics engineering from Tsinghua University, Beijing, China, in 2004 and 2009, respectively.

From July 2009 to April 2014, he was with Marvell Technology (Shanghai) Ltd., Shanghai, China, where he worked on the RF front end for IoT applications. He joined Fairchild Technology (Shanghai) Ltd., Shanghai, in May 2014 and worked on clock systems for motor controllers. Since February 2015, he has been with Spintrol Ltd., Shanghai, which is spined-off from Fairchild Technology (Shanghai)

Ltd. After involvement in clock and digital system development for the firstgeneration product (SPC1068), he is now focusing on SoC engineering of new products for motion control, and mass production quality and reliability management.

Dr. Yu was a recipient of the Silkroad Award in the IEEE International Solid-State Circuits Conference (ISSCC) 2008 and the AMD Student Scholarship in the IEEE Custom Integrated Circuits Conference (CICC) 2008.



Xing Quan was born in Shiyan, Hubei, China, in 1989. He received the B.S. and Ph.D. degrees from Xidian University, Xi'an, China, in 2012 and 2018, respectively.

From August 2016 to September 2017, he was with VIRTUS, IC Design Centre of Excellence, School of Electrical and Electronic Engineering, NTU, Singapore, as a Research Assistant. He is currently a Post-Doctoral Researcher with Xidian University. His research interests include MMICs, active phase shifters, and front-end design of transceivers.

Dr. Quan serves as a Reviewer for the IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: EXPRESS BRIEFS, and the *Microelectronics Journal*. He is an Outstanding Reviewer for the *Microelectronics Journal*.



Kailin Wen received the B.S. degree in mathematics and applied mathematics and the M.S. degree in integrated circuit engineering from Xidian University, Xi'an, China, in 2015 and 2018, respectively, where he is currently pursuing the Ph.D. degree with the School of Microelectronics.

His research interests include analog computation and low-power mixed-signal integrated circuit design.



Xiyuan Tang (S'16) received the B.Sc. degree (Hons.) from the School of Microelectronics, Shanghai Jiao Tong University, Shanghai, China, in 2012, and the M.S. and Ph.D. degrees in electrical engineering from The University of Texas at Austin, Austin, TX, USA, in 2014 and 2019, respectively. He was a Design Engineer with Silicon Labora-

tories, Austin, from 2014 to 2017, where he was involved in the receiver design. He is currently a Post-Doctoral Researcher with The University of Texas at Austin. His research interests include dig-

itally assisted data converters, low-power mixed-signal circuits, and analog data processing.



Gang Jin (M'15) received the B.S., M.S., and Ph.D. degrees from the School of Microelectronics, Xidian University, Xi'an, China, in 2001, 2004, and 2015, respectively.

He is currently an Associate Professor with the School of Electronics, Xidian University. He was with Xidian Univ. RF Integrated-Circuit Company, Ltd., Xi'an, from 2007 to 2011, and was a Visiting Scholar with the Interuniversity Microelectronics Centre (IMEC), Leuven, Belgium, and with The

University of Texas at Austin, Austin, TX, USA, in 2011 and 2017, respectively. His research interests include digital-intensive time-domain mixed-signal and RF-integrated circuits.



Li Geng (M'06) received the B.Sc. degree in physics and the M.Sc. and Ph.D. degrees in electrical engineering from the Xi'an University of Technology, Xi'an, China, in 1990, 1998, and 2001, respectively. From November 1999 to June 2000, she was a Vis-

Germany. From August 2007 to August 2008, she was a Visiting Scholar with the Department of Electrical Engineering, Ilmenau, Germany. From August 2007 to August 2008, she was a Visiting Professor with the Department of Electrical Engineering, Stanford University, Stanford, CA, USA. She is currently a Professor and also

the Dean of the School of Microelectronics, Xi'an Jiaotong University, Xi'an. Her research interests include power management integrated circuits, low-voltage low-power analog and mixed-signal integrated circuits, RF-integrated circuit, and bioimplant systems.

Dr. Geng was a recipient of the Science and Technology Improvement Award from the Ministry of National Mechanical Industry, China, in 1999, and the Science and Technology Improvement Award from Shaanxi Municipal Government in 2000, 2001, 2010, and 2015, respectively. She serves on the Technical Program Committee for the IEEE International Solid-State Circuits Conference (ISSCC), and she served on the Technical Program Committee for the IEEE Asian Solid-State Circuit Conference (A-SSCC) from 2010 to 2018. She serves as an Associate Editor for the IEEE OPEN JOURNAL OF CIRCUITS AND SYSTEMS (OJ-CAS).



Nan Sun (S'06–M'11–SM'16) received the B.S. degree (Hons.) from the Department of Electronic Engineering, Tsinghua University, Beijing, China, in 2006, and the Ph.D. degree from the School of Engineering and Applied Sciences, Harvard University, Cambridge, MA, USA, in 2010.

He is currently a Temple Foundation Endowed Associate Professor with the Department of Electrical and Computer Engineering, The University of Texas at Austin (UT Austin), Austin, TX, USA. His research interests include analog, mixed-signal, and

RF-integrated circuits, miniature spin resonance systems, magnetic and image sensors, and micro-scale and nano-scale solid-state platforms (silicon ICs and beyond) to analyze biological systems for biotechnology and medicine.

Dr. Sun was a recipient of the NSF Career Award in 2013 and the Jack Kilby Research Award from UT Austin in 2015 and 2016. He was the AMD Endowed Development Chair from 2013 to 2017. He serves on the Technical Program Committee for the IEEE Custom Integrated Circuits Conference and the IEEE Asian Solid-State Circuit Conference. He is currently the Distinguished Lecturer of the IEEE Circuits-and-Systems Society. He serves as an Associate Editor for the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: REGULAR PAPERS and a Guest Editor for the IEEE JOURNAL OF SOLID-STATE CIRCUITS.